A design procedure of an all-digital phase-locked loop (ADPLL) based on phase selection mechanism with loop stability independent of process, supply voltage and temperature is presented. A poly-phase filter and a phase interpolator are used to generate multiple phases to reduce the phase error. The modeling of proposed ADPLL structure is extensively investigated and mathematically described. For a phase and a frequency step input change, the closed-loop system of the proposed ADPLL eliminates phase error. Time-domain response of the behavioral-level simulation of the proposed structure on 130-nm CMOS technology with 0.7V supply voltage reveals the presented analytical model.
Introduction
The recent and ongoing explosive growth of wireless communication S. Radhapuram, J. Bae, I. Jo, W. Wang and T. Matsuoka 58 systems requires low-cost, low-voltage and low-power transceivers. The digital baseband applications are integrated in the most recent CMOS technology, while analog design is becoming increasingly difficult due to shrinking voltage headroom. Therefore, the implementation of wireless transceivers on a single chip requires digital realizations of analog functions [1, 2] . A digital intensive approach provides several additional advantages: improved reusability with optimized area and power dissipation, higher degree of integration, and the use of automated computer-aided design tools [3] . Shifting analog functions into the digital domain, however, is no straightforward task from viewpoints of design, simulation, and analysis techniques.
Phase-locked loops (PLLs) are essential parts of wireless communication systems, and are used to generate local-oscillator (LO) signal in modulation and demodulation. Although PLLs were originally purely analog devices, functional parts have been migrating step-by-step into digital domain. In recent days, all-digital phase-locked loops (ADPLLs) [3] have attracted a lot of attention. Conventional analog PLLs have a phase-frequency detector (PFD), charge pump, an analog loop filter, and a voltage-controlled oscillator (VCO). In typical ADPLLs, a time-to-digital converter (TDC), a digital loop filter, and digitally-controlled oscillator (DCO) replace the PFD, the analog loop filter, the VCO, respectively. From a circuit-level point of view, ADPLLs are digital systems because most of the components can be implemented with digital CMOS logic circuit. Some architectures aim to reduce the complexity of ADPLL structure by avoiding TDCs on account of increased noise level and spurs [4] .
For several decades, the design and analysis of analog PLLs has been built up. Although ADPLLs have equivalent function of analog PLLs, design procedure and architecture are fundamentally different. To exploit the full possibilities of ADPLLs beyond the scope of traditional PLLs, an exact mathematical description is mandatory. While the number of ADPLL implementations is rapidly increasing [5] [6] [7] [8] [9] [10] , the number of analytical reports with system-level descriptions or design procedures is scarce. As traditional Analysis of a Controller-based All-digital Phase-locked Loop 59 PLLs, such as a charge-pump-based PLL, are inherently nonlinear systems [11] , the phase-domain modeling is based on small-signal approximation that holds only in the close vicinity of the operational point, i.e., phase lock. On the other hand, ADPLLs aim to implement the linearized phase-domain model and are, therefore, ideally linear systems [12] .
In this paper, we propose a TDC-less controller-based ADPLL structure. We utilize a poly-phase filter and a phase interpolator to generate multiple phases to reduce the phase error. A comprehensive mathematical modeling of proposed ADPLL with all discrete components running at fixed sampling rate is introduced. A major issue regarding the PLLs is the loop stability, which depends on the process, supply voltage and temperature (PVT). For the analog PLL, a self-biasing technology can be used to obtain PVTindependent stability [13] . For ADPLL, a gain normalization technology was proposed to make the loop-stability PVT-independent [12] . The proposed ADPLL structure with an additional phase selection loop makes the loopstability PVT-independent. This paper is organized as follows: the structure and operation of ADPLL are described in Section 2. Discrete-time z-domain and linear approximated s-domain models with loop stability and steady-state error analysis are presented in Section 3. Section 4 gives an insight into the time-domain behavior-level simulation of the ADPLL structure designed in 130-nm CMOS technology with a supply voltage of 0.7V and Section 5 draws the conclusions.
Controller-based ADPLL
The structure of the ADPLL proposed is shown in Figure 1 (a). It has five major building blocks: PFD, controller, ∆Σ -modulator based DCO [3, 14] , poly-phase filter (PPF) [15] [16] [17] and phase interpolator (PI) block [10, 18] followed by phase selector (PS), and frequency divider. The PFD detects both the phase and frequency difference between the two input signals. The pulses appearing at UP, DN relate to phase difference as in the conventional analog PLLs. The controller which can realize a function of a charge pump S. Radhapuram, J. Bae, I. Jo, W. Wang and T. Matsuoka 60 and a loop filter as described later, accumulates the amount of these pulses at the DCO frequency, and generates two control words to tune the DCO frequency and the PS. Compared with the previous work using no TDC [9] , this controller operates at the DCO frequency for precise phase difference detection. The phase selector selects one of multiple phases generated by the PPF and PI.
An n-stage PPF shown in Figure 1 (b) is employed to get wide band to cover the tuning range of DCO [16] . To adjust the phase difference of the ADPLL directly and accurately, a resistor-based PI is adopted to reduce the power consumption as shown in Figure 1 (c), which is similar to the interpolation technique used to reduce phase error in a folding interpolation analog-to-digital converter [19] . 
ADPLL Modeling in z-and s-domains
The z-domain representation and classical two-pole system theory can be used to analyze an ADPLL mathematically [12] . One similar mathematical analysis is performed here for the proposed ADPLL. All the discrete-time components in the proposed ADPLL operate at a fixed sampling rate of reference frequency. In order to simplify the model, an approximation of the uniform sampling or PLL update rate is used, despite the presence of small amount of jitter in the reference signal (Ref in Figure 1 (2) where  
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x is the floor function, that is the largest integer not greater than x, frac B is the digit number of fractional part of the DCO input, and
Within a small-signal analysis, to simplify the ADPLL analysis, the following approximations are used in this work: 
and . 
The closed-loop transfer function 
From equations (5) and (6), the open-loop and the closed-loop transfer functions in s-domain are obtained as follows:
With the aid of linearized s-domain modeling, important control system characteristics are derived. For this phase model to be compared with the classical two-pole system transfer function, the phase error transfer function is expressed as ( ) 
where the natural angular frequency n ω and the damping factor ζ are given 
Stability conditions of the ADPLL system
One mandatory requirement of designing ADPLL is that the system must be stable. Basically, the stable condition of a discrete-time system occurs when the roots of the characteristic equation are inside the unit circle 1 = z in the z-plane. One of the most efficient methods for testing the stability of a discrete-time system is Jury's stability criterion [21] . It can be applied directly to a second-order ADPLL model to determine the stable condition. According to the criterion, the necessary and sufficient conditions are that the characteristic equation of a second-order system 
Steady-state error analysis of the ADPLL
The steady-state error analysis in terms of phase and frequency of the proposed ADPLL is carried out. It will be proven that both the phase and frequency errors of this ADPLL system will be zero when the system reaches steady state.
Phase step response
A step phase change of the input signal is expressed as 
To confirm the steady-state error (20) and equations (10), (15) and (17) into equation (19),
Based on the above analysis, the closed-loop system of the ADPLL eventually can eliminate the phase error for a step phase change in the input signal.
Frequency step response
A step frequency change of the input signal is expressed as 
By using the final-value theorems (equations (18) and (19)), the steadystate error in time domain is obtained as follows:
with tuning range of 378-419MHz. The DCO is controlled by 4-bit integer and 7-bit fractional codes ( ).
The DCO with fractional control code has a third-order feed-forward ∆Σ -modulator and a dynamicelement-matching processing unit [14] . Figure 4 (c) as decimal variation. Figure 5(a) shows the time response of ADPLL output for the same step input, which shows the steady-state DCO frequency is about 393MHz. As shown in Figure 5(b) , the output frequency settling to 393MHz is around 265nsec. Although this settling includes the initial start-up time of the DCO, it is comparable to the settling time estimated with the small-signal approximation model in Section 3, as described later. As shown in Figure 5 (b), there is steady-state frequency variation of the ADPLL output. This is attributed to the small frequency division ratio N for simulation time reduction in this study. By using a divider configuration with higher division ratios [22] , the residual frequency variation of the ADPLL output can be reduced easily.
Conclusion
In this paper, comprehensive z-domain and its linearly approximated s-domain models of a controller-based ADPLL with phase selection mechanism are presented, and using the classical two-pole control system transfer function, the characteristics of the system are verified. The proposed ADPLL loop stability is independent of PVT, and the phase and frequency errors are eliminated by the closed-loop system for a phase and frequency step input. Inclusion of phase selection factor reduces the residual phase error of the system. The modeling has been validated against behavior-level simulation on 130-nm CMOS technology with a supply voltage of 0.7V using Cadence AMS simulator.
